Asymmetric multi-threading

Posts you want to find years later go here.
Post Reply
quantus
Tenth Dan Procrastinator
Posts: 4891
Joined: Fri Jul 18, 2003 3:09 am
Location: San Jose, CA

Asymmetric multi-threading

Post by quantus »

http://www.eet.com/semi/news/showArticl ... 97&kc=2515
Intel recently demonstrated a technique it calls asymmetric multithreading on a prototype Itanium processor that uses as many as 24 short "helper threads" generated by a compiler to pre-fetch and speculatively execute data, improving a CPU's single-thread performance. The technique will appear in Xeon and Itanium CPUs "very soon," said Justin Rattner, director of Intel's microprocessor research lab.
Jonathan, would you happen to have pointers to papers describing the performance benefits from this, or should I just try looking on my own?
Have you clicked today? Check status, then: People, Jobs or Roads

Jonathan
Grand Pooh-Bah
Posts: 6722
Joined: Tue Sep 19, 2006 8:45 pm
Location: Portland, OR
Contact:

Post by Jonathan »

I have no links. But I am intrigued.

http://www.intel.com/research/mrl/news/ ... ecture.pdf
shitty pay link deleted

This is what Google has to say.

Shen!!!
Last edited by Jonathan on Tue Apr 20, 2004 9:15 pm, edited 1 time in total.

quantus
Tenth Dan Procrastinator
Posts: 4891
Joined: Fri Jul 18, 2003 3:09 am
Location: San Jose, CA

Post by quantus »

damn these journals which want you to pay :cry:
Have you clicked today? Check status, then: People, Jobs or Roads

quantus
Tenth Dan Procrastinator
Posts: 4891
Joined: Fri Jul 18, 2003 3:09 am
Location: San Jose, CA

Post by quantus »

What's with the random slide at the end of the presentation showing Intel processors with Netburst architecture? Those are the ones that implement dynamic threading I suppose?
Have you clicked today? Check status, then: People, Jobs or Roads

Jonathan
Grand Pooh-Bah
Posts: 6722
Joined: Tue Sep 19, 2006 8:45 pm
Location: Portland, OR
Contact:

Post by Jonathan »

Read the link you posted. It's really a compiler feature which can be exploited by SMT or CMP systems (anything with shared resources). They happen to have implemented it in a research Itanium compiler they've been developing. The way I read it, there's no hardware support at all.

quantus
Tenth Dan Procrastinator
Posts: 4891
Joined: Fri Jul 18, 2003 3:09 am
Location: San Jose, CA

Post by quantus »

I don't think it's quite as simple as just writing a thread that runs in parallel. For example, one of the requirements is "low-cost thread spawning". Wouldn't there be certain things that aren't necessary for these special threads?
Have you clicked today? Check status, then: People, Jobs or Roads

Jonathan
Grand Pooh-Bah
Posts: 6722
Joined: Tue Sep 19, 2006 8:45 pm
Location: Portland, OR
Contact:

Post by Jonathan »

Then that sounds like an OS issue to me.

The Sun architect is quoted in your article as saying Intel's approach is software only.

Jonathan
Grand Pooh-Bah
Posts: 6722
Joined: Tue Sep 19, 2006 8:45 pm
Location: Portland, OR
Contact:

Post by Jonathan »

http://www.intel.com/research/mrl/resea ... pilers.htm

Here's the web page of the compiler team responsible for this. They don't seem to have any of their publications online.

quantus
Tenth Dan Procrastinator
Posts: 4891
Joined: Fri Jul 18, 2003 3:09 am
Location: San Jose, CA

Post by quantus »

Ok, I'm back to my original question of "what's with the random slide at the end of the presentation?"
Have you clicked today? Check status, then: People, Jobs or Roads

Post Reply